



www.xinxunwei.com 400-800-9990

PAGE	TITLE
------	-------


[illegible]

			
Title			
COVER SHEET			
Size	Document Number		Rev
Custom	GA-970A-D3		1.01
Date:	Tuesday, May 10, 2011	Sheet	1 of 36


**Circuit or PCB layout change for next version**

**Version: 1.01**

[illegible][illegible]



L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] 10  
 L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] 10  
 L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] 10  
 L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] 10




CPU\_VDD\_RUN = VCORE  
 CPU\_VDDA\_RUN = VDDA25  
 VLDT\_RUN = VCC12\_HT  
 CPU\_VDDIO\_SUS = DDR15V  
 CPU\_VDDR = CPU\_VDDR12

VLDT\_A = VCC12\_HT  
 VLDT\_B = HT12B



M2CPU  
AM3RM/SC/BL/MB/[12KRC-04K812-31R\_12KRC-04K812-32R]




**GIGABYTE**

Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	4 of 36














www.xinxunwei.com 400-800-9990







Enables the Test Debug Bus using GPIO.  
1 : Disable ( Can still be enabled using  
nbcfg register access)  
0 : Enable

These pin straps are used to configure PCI-E GPP mode.

GPIO4:3.2

000 : 4:2:4 B

001 : 4:1:1:4 C

010 : 1:1:1:1:1:1:4 L (Hardware Default)

011 : 2:1:1:1:1:4 E

100 : 2:2:1:1:4 K

101 : 2:2:2:4 C2

110: Hardware default (mode L) or EEPROM

111: Hardware default (mode L) or EEPROM

101 : 01100

111 : 01111

**Selects Loading of STRAPS from EPROM**  
**1** : Bypass the loading of EEPROM straps and use Hardware Default Values  
**0** : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

Enables the Test Debug Bus using PCIe bus  
1 : Disable ( Can still be enabled using nbcfg register access )  
0 : Enable

U3B

PART 2/5

EXP A\_RXP15 N6  
EXP A\_RXN15 N5  
EXP A\_RXP14 M4  
EXP A\_RXN14 L6  
EXP A\_RXP13 L5  
EXP A\_RXN13 K5  
EXP A\_RXP12 K4  
EXP A\_RXN12 J6  
EXP A\_RXP11 J5  
EXP A\_RXN11 J4  
EXP A\_RXP10 H4  
EXP A\_RXN10 G6  
EXP A\_RXP9 G5  
EXP A\_RXN9 F5  
EXP A\_RXP8 F4  
EXP A\_RXN8 D2  
EXP A\_RXP7 D1  
EXP A\_RXN7 B5  
EXP A\_RXP6 C6  
EXP A\_RXN6 D6  
EXP A\_RXP5 E8  
EXP A\_RXN5 E7  
EXP A\_RXP4 F7  
EXP A\_RXN4 D8  
EXP A\_RXN3 E8  
EXP A\_RXP2 E9  
EXP A\_RXN2 F9  
EXP A\_RXP1 D10  
EXP A\_RXN1 E10  
EXP A\_RXP0 E11  
EXP A\_RXN0 F11

PCIE  
GPP1

GPP1\_RX15P N3  
GPP1\_RX15N M2  
GPP1\_RX14P M1  
GPP1\_RX14N L3  
GPP1\_RX13P L2  
GPP1\_RX13N K2  
GPP1\_RX12P K1  
GPP1\_RX12N J3  
GPP1\_RX11P J2  
GPP1\_RX11N H2  
GPP1\_RX10P H1  
GPP1\_RX10N G3  
GPP1\_RX9P G2  
GPP1\_RX9N F2  
GPP1\_RX8P F1  
GPP1\_RX8N E3  
GPP1\_RX7P E2  
GPP1\_RX7N A4  
GPP1\_RX6P B4  
GPP1\_RX6N A6  
GPP1\_RX5P B6  
GPP1\_RX5N B7  
GPP1\_RX4P C7  
GPP1\_RX4N A8  
GPP1\_RX3P B8  
GPP1\_RX3N B9  
GPP1\_RX2P C9  
GPP1\_RX2N A10  
GPP1\_RX1P B10  
GPP1\_RX1N B11  
GPP1\_RX0P C11  
GPP1\_RX0N

N3 EXP A\_TXP15  
M2 EXP A\_TXN15  
M1 EXP A\_TXN14  
L3 EXP A\_TXP13  
L2 EXP A\_TXN13  
K2 EXP A\_TXP12  
K1 EXP A\_TXN12  
J3 EXP A\_TXP11  
J2 EXP A\_TXN11  
H2 EXP A\_TXP10  
H1 EXP A\_TXN10  
G3 EXP A\_TXP9  
G2 EXP A\_TXN9  
F2 EXP A\_TXP8  
F1 EXP A\_TXN8  
E3 EXP A\_TXP7  
E2 EXP A\_TXN7  
A4 EXP A\_TXP6  
B4 EXP A\_TXN6  
A6 EXP A\_TXP5  
B6 EXP A\_TXN5  
B7 EXP A\_TXP4  
C7 EXP A\_TXN4  
A8 EXP A\_TXP3  
B8 EXP A\_TXN3  
B9 EXP A\_TXP2  
C9 EXP A\_TXN2  
A10 EXP A\_TXP1  
B10 EXP A\_TXN1  
B11 EXP A\_TXP0  
C11 EXP A\_TXN0

AC9 GPP2\_RX15P  
AD9 GPP2\_RX15N  
AE8 GPP2\_RX14P  
AC7 GPP2\_RX14N  
AD7 GPP2\_RX13P  
AD6 GPP2\_RX13N  
AE6 GPP2\_RX12P  
AE5 GPP2\_RX12N  
AG5 GPP2\_RX11P  
AE2 GPP2\_RX11N  
AD2 GPP2\_RX10P  
AD1 GPP2\_RX10N  
AB5 GPP2\_RX9P  
AB4 GPP2\_RX9N  
AA6 GPP2\_RX8P  
AA5 GPP2\_RX8N  
Y5 GPP2\_RX7P  
Y4 GPP2\_RX7N  
W6 GPP2\_RX6P  
W5 GPP2\_RX6N  
V6 GPP2\_RX5P  
V5 GPP2\_RX5N  
U6 GPP2\_RX4P  
U5 GPP2\_RX4N  
T6 GPP2\_RX3P  
T5 GPP2\_RX3N  
T4 GPP2\_RX2P  
R6 GPP2\_RX2N  
R5 GPP2\_RX1P  
P6 GPP2\_RX1N  
P5 GPP2\_RX0P  
P4 GPP2\_RX0N

PCIE  
GPP2

GPP2\_TX15P AF9  
GPP2\_TX15N AG9  
GPP2\_TX14P AG8  
GPP2\_TX14N AH8  
GPP2\_TX13P AF7  
GPP2\_TX13N AG7  
GPP2\_TX12P AG6  
GPP2\_TX12N AH6  
GPP2\_TX11P AG4  
GPP2\_TX11N AH4  
GPP2\_TX10P AE3  
GPP2\_TX10N AE2  
GPP2\_TX9P AC3  
GPP2\_TX9N AC2  
GPP2\_TX8P AB2  
GPP2\_TX8N AB1  
GPP2\_TX7P AA3  
GPP2\_TX7N AA2  
GPP2\_TX6P Y2  
GPP2\_TX6N Y1  
GPP2\_TX5P W3  
GPP2\_TX5N W2  
GPP2\_TX4P V2  
GPP2\_TX4N V1  
GPP2\_TX3P U2  
GPP2\_TX3N T2  
GPP2\_TX2P T1  
GPP2\_TX2N R3  
GPP2\_TX1P R2  
GPP2\_TX1N P2  
GPP2\_TX0P P1  
GPP2\_TX0N

AD11 GPP3\_RX9P  
AC11 GPP3\_RX9N  
AE12 GPP3\_RX8P  
AD12 GPP3\_RX8N  
AC13 GPP3\_RX7P  
AE14 GPP3\_RX7N  
AD14 GPP3\_RX6P  
AD15 GPP3\_RX6N  
AC15 GPP3\_RX5P  
AE16 GPP3\_RX5N  
AD16 GPP3\_RX4P  
AD17 GPP3\_RX4N  
AC17 GPP3\_RX3P  
AE18 GPP3\_RX3N  
AD18 GPP3\_RX2P  
AD19 GPP3\_RX2N  
AC19 GPP3\_RX1P  
AH20 GPP3\_RX1N  
AG20 GPP3\_RX0P  
GPP3\_RX0N

PCIE  
GPP3

GPP3\_TX9P AH10  
GPP3\_TX9N AG10  
GPP3\_TX8P AG11  
GPP3\_TX8N AE11  
GPP3\_TX7P AH12  
GPP3\_TX7N AG12  
GPP3\_TX6P AG13  
GPP3\_TX6N AE13  
GPP3\_TX5P AG14  
GPP3\_TX5N AE14  
GPP3\_TX4P AG15  
GPP3\_TX4N AE15  
GPP3\_TX3P AH16  
GPP3\_TX3N AG17  
GPP3\_TX2P AE17  
GPP3\_TX2N AG18  
GPP3\_TX1P AE18  
GPP3\_TX1N AG19  
GPP3\_TX0P AE19  
GPP3\_TX0N

PCI E slot TX need CAP close to slot side

GPP TX5P C NC4 0.1u/4/X7R/16V/K  
GPP TX5N C NC3 0.1u/4/X7R/16V/K  
GPP TX4P C NC6 0.1u/4/X7R/16V/K  
GPP TX4N C NC5 0.1u/4/X7R/16V/K  
GPP TX2P C NC10 0.1u/4/X7R/16V/K  
GPP TX2N C NC9 0.1u/4/X7R/16V/K  
GPP TX1P C NC20 0.1u/4/X7R/16V/K  
GPP TX1N C NC19 0.1u/4/X7R/16V/K  
GPP TX0P C NC2 0.1u/4/X7R/16V/K  
GPP TX0N C NC1 0.1u/4/X7R/16V/K

EXP A\_TXP0\_15I &gt;&gt; EXP\_A\_TXP[0..15] 18

EXP A\_TXN0\_15I &gt;&gt; EXP\_A\_TXN[0..15] 18

EXP A\_RXP0\_15I &gt;&gt; EXP\_A\_RXP[0..15] 18

EXP A\_RXN0\_15I &gt;&gt; EXP\_A\_RXN[0..15] 18

19 PCIE5\_IP >> AC15  
33 PCIE5\_IN >> AE16  
33 ML\_IP >> ML\_IN  
19 PCIE2\_IP >> AC17  
19 PCIE2\_IN >> AE18  
19 PCIE1\_IP >> AD18  
19 PCIE1\_IN >> AD19  
31 USB3\_IP >> AH20  
31 USB3\_IN >> AG20

PCIE  
ALINK

SB\_TX3P AG22  
SB\_TX3N AH22  
SB\_TX2P AE21  
SB\_TX2N AG21  
SB\_TX1P AE23  
SB\_TX1N AG23  
SB\_RX0P AG24  
SB\_RX0N AH24

AG22 A\_TX3P C NC11 0.1u/4/X7R/16V/K  
AH22 A\_TX3N C NC12 0.1u/4/X7R/16V/K  
AE21 A\_TX2P C NC14 0.1u/4/X7R/16V/K  
AG21 A\_TX2N C NC13 0.1u/4/X7R/16V/K  
AE23 A\_TX1P C NC15 0.1u/4/X7R/16V/K  
AG23 A\_TX1N C NC16 0.1u/4/X7R/16V/K  
AG24 A\_TX0P C NC18 0.1u/4/X7R/16V/K  
AH24 A\_TX0N C NC17 0.1u/4/X7R/16V/K

PLACE THESE CAP CLOSE TO NB.

NR2 1.27K/4/1 AE20  
NR3 1.82K/4/1 AD20  
NR4 1.27K/4/1 AE10  
NR5 1.82K/4/1 AD10  
NR6 1.27K/4/1 F14  
NR7 1.82K/4/1 E14

RX980/BGA892



GIGABYTE®

Title  
RS780 PCIE I/F\_SwitchSize Document Number  
Custom GA-970A-D3Rev  
1.01

Date: Tuesday, May 10, 2011 Sheet 11 of 36

PART 5/5

GROUND




**GIGABYTE**

Title: **RS780 POWER & GND**

Size: Document Number: **GA-970A-D3**

Date: Tuesday, May 10, 2011 Sheet 12 of 36

Rev: **1.01**



- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN




Place R800/801 less than 500 mils away from U800  
R851 less than 100 mils away from R800/801  
route CPU clock as 100ohm differential pair

### NB CLOCK INPUT TABLE

NB CLOCKS		RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF		100M DIFF	
HT_REFCLKN	100M DIFF	100M DIFF		100M DIFF	
REFCLK_P					
REFCLK_N	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)		
	NC	NC	vref		
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF		
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)		
GPSSB_REFCLK	100M DIFF	100M DIFF	100M DIFF		

\* the GFX\_REFCLK input is required for all cases



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

<b>GIGABYTE™</b>			
Title			
<b>RTM880N-793</b>			
Size	Document Number		Rev
Custom	<b>GA-970A-D3</b>		<b>1.01</b>
Date:	Tuesday, May 10, 2011	Sheet	13 of 36






PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850

S.B HEATSINK


SB\_HS

SB\_HS[12SP2-S05110-01R\_12SP2-S05110-02R\_12SP2-S05110-03R]



**PULL HIGH**

PULL HIGH	PULL LOW
WATCHDOG TIMER ON NB_PWRGD	WATCHDOG TIMER ON NB_PWRGD
ENABLED	DISABLED
USE DEBUG STRAPS	IGNORE DEBUG STRAPS




BIOS after boot setting  
EC AOD-ACC




**PULL HIGH**

PULL HIGH	PULL LOW
IMC ENABLED	IMC DISABLED
AOD Extreme	CLKGEN
DEFAULT	DEFAULT






CLRCMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL


NOT ADD ICT FOR RTCVDD PIN








R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK











GIGABYTE®			
Title			
PCI EXPRESS X 16 ,X1			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	18 of 36




## PCI SLOT 1,2


14 AD[0..31] ↔ AD[0..31]

PCI  
SLOT2PCI  
SLOT1

GIGABYTE


Title		
PCI SLOT 1,2,3		
Size	Document Number	Rev
Custom	GA-970A-D3	1.01
Date:	Tuesday, May 10, 2011	Sheet 20 of 36





## FRONT SIDE USB1

## REAR USB




Please close Rear USB

## I-Phone charger circuit

## DEFAULT H, STABBY POWER



## DEFAULT H, STABBY POWER











GIGABYTE

COM/LPT/F\_USB/I\_PWR




Title	COM/LPT/F_USB/I_PWR	Rev	1.01
Size	Document Number	GA-970A-D3	
Custom			
Date	Tuesday, May 10, 2011	Sheet	22 of 36

[illegible]



A3R7/13P/B/[11NR6-403006-01\_11NR6-403006-02]  
3RJ+15P/[11NR6-403004-11]


## SPDIF



A3R7/13P/0BG/[11NR6-403006-71]  
3RJ+15P/[11NR6-403004-31]

www.xinxunwei.com 400-800-9990


## LINE OUT FRONT OUT




## LINE-IN




## MIC




## SURROUND



## CEN/LFE












## SURR BACK



**GIGABYTE**


Title	AUDIO JACK		
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	24 of 36










GIGABYTE®			
Title			
ATX, FRONT PANEL ,EC			
Size	Document Number	Rev	
Custm	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	26 of 36


















9.5V / 25A protect  
 $9.5 * (1.21K / (13.3K + 1.21K)) = 0.792V$




GIGABYTE			
Title			
DDR POWER			
Size	Document Number	Rev	
Custom	GA-970A-D3	1.01	
Date:	Tuesday, May 10, 2011	Sheet	30 of 36







LAR12



The diagram illustrates the electrical connections for a LAN chip. On the left, a 3V3V\_LAN supply is connected to a network of resistors (LAR2, LAR1) and capacitors (8.2K/4, 8.2K/4). Signal lines are labeled with pin numbers and names: 11 ML\_OP, 11 ML\_ON, 13 SRCCLK\_LAN, and 13 -SRCCLK\_LAN. These lines connect to the LAN chip, which is represented by a dashed box. Inside the chip, signals ML\_IP, ML\_IN, LC3, and LC4 are shown. Timing requirements are specified as 0.1u/4/X7R/16V/K and 0.1u/4/X7R/16V/K. A note at the bottom states 'CLOSE LAN CHIP' and '離IC近越好200mil以內' (Closer to the IC is better, within 200mil).





Pin34/35(VDDREG) 接到3VDUAL  
的trace 建議寬度大於 40mil



P35-152-19W9



```
RTL8101E:LR38/LC5/LR43/LC6-->
RTL8111C:LC6-->0
RTL8102E:LC5/LC6-->0
```



RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)

1G :USB+LAN/1G/GO,Y/OS/RA/D/1

100M:USB+LAN/100/GO,Y/OS/RA/D/1

EMI	LR1
-----	-----

